Vivado Design Suite Tutorial

Creating and Packaging Custom IP

UG1119 (v 2014.3) October 15, 2014





Revision History

The following table shows the revision history for this document.

Date	Version	Changes
October 15	2014.3	Initial Release.





Table of Contents

Revision History	2
Introduction to Creating and Packaging Custom IP	
Tutorial Introduction	
Hardware Requirements	5
Software Requirements	6
Tutorial Design Description	
Locating Tutorial Design Files	6
Lab: Packaging a Project	7
Introduction	7
Step 1: Open the Vivado Project	7
Step 2: Preparing Design Constraints	
Analyze the Current Constraints Files	9
Create an Out-Of-Context (OOC) XDC file	10
Setting the Processing Order for the IP XDC	13
Step 3: Package the IP	
Modify the IP Definition	17
Add Product Guide to the IP	19
Review and Package the IP	22
Step 4: Validate the New IP	23
Conclusion	29
Legal Notices	
Please Read: Important Legal Notices	30

www.xilinx.com





Introduction to Creating and Packaging Custom IP

Tutorial Introduction

This tutorial takes you through the required steps to create and package a custom IP in the Vivado[®] Design Suite IP packager tool.

The Vivado Design Suite provides an IP-centric design flow that helps you quickly turn designs and algorithms into reusable IP. As shown in the following figure, the Vivado IP catalog is a unified IP repository that provides the framework for the IP-centric design flow. This catalog consolidates IP from all sources including Xilinx[®] IP, IP obtained from third parties, and end-user designs targeted for reuse as IP into a single environment.



Figure 1: Vivado Design Suite IP Design Flow

www.xilinx.com





The Vivado IP packager tool is a unique design reuse feature based on the IP-XACT standard. The IP packager tool provides any Vivado user the ability to package a design at any stage of the design flow and deploy the core as system-level IP.



VIDEO: You can also learn more about the creating and using IP cores in Vivado Design Suite by viewing the quick take videos: <u>Configuring and Managing Custom IP</u> and <u>Customizing and Instantiating IP</u>.

TRAINING: Xilinx provides training courses that can help you learn more about the concepts presented in this document. Use these links to explore related courses:



Essentials of FPGA Design

Embedded Systems Software

Hardware Requirements

This tutorial requires that the 2014.3 Vivado Design Suite software release or later is installed. The following partial list describes the operating systems that the Vivado Design Suite supports on x86 and x86-64 processor architectures:

Microsoft Windows Support:

- Windows 8.1 Professional (32-bit and 64-bit), English/Japanese
- Windows 7 and 7 SP1 Professional (32-bit and 64-bit), English/Japanese

Linux Support:

- Red Hat Enterprise Workstation 6.4 and 6.5 (32-bit and 64-bit)
- SUSE Linux Enterprise 11 (32-bit and 64-bit)
 - o Cent OS 6.4 and 6.5 (64-bit)

See the *Vivado Design Suite User Guide: Release Notes, Installation, and Licensing* (UG973) for a complete list and description of the system and software requirements.





Software Requirements

This tutorial requires that you have installed:

Vivado Design Suite version 2014.3.

Tutorial Design Description

The small sample design used in this tutorial has a set of RTL design sources consisting of Verilog files, along with a PDF that describes how to add a document file to your IP.

Locating Tutorial Design Files

- 1. Download the zip file from the Xilinx website: https://secure.xilinx.com/webreg/clickthrough.do?cid=370138
- 2. Extract the zip file contents into any write-accessible location.





Lab: Packaging a Project

Introduction

In this lab, you define a new custom IP from an existing Vivado project, using the Create and Package IP wizard.

You start with an existing design project in the Vivado IDE, define identification information for the new IP, add documentation to support its use, and add the IP to the IP Catalog.

After packaging, you verify the new IP through synthesis in a separate design project.

The lab project contains Verilog source files for a simple UART interface.

Step 1: Open the Vivado Project

1. Launch Vivado.

On Linux:

- a. Change to the directory where the lab materials are stored: cd <Extract_Dir>/lab_1
- b. Launch the Vivado IDE: vivado

On Windows:

Launch the Vivado Design Suite IDE:

```
Start > All Programs > Xilinx Design Tools > Vivado 2014.3 > Vivado 2014.3<sup>1</sup>
```

Or, click the Vivado 2014.3 desktop icon to start the Vivado IDE.

The Vivado IDE Getting Started page displays with links to open or create projects, and to view documentation. For either Windows or Linux, continue the lab from this point.

- 2. Click **Open Project**, and browse to: <*Extract_Dir*>/lab_1/my_simple_uart
- 3. Select the my_simple_uart.xpr project and click **OK**.

The design loads, and you see the Vivado IDE in the default layout view, with the Project Summary information as shown in the figure below.



¹ Your Vivado Design Suite installation might have a different name on the Start menu.



k my_simple_uart - [C:/Projects/Xilinx/lab_1/my_simple_uart/my_simple_uart.xpr] - Vivado 2014.3															
File Edit Flow Tools Window	ie cot riow ioos window Layout view ietep Q-search commands														
	A Contraction of the second se														
Flow Navigator	Flow Navigator « Project Hanager - my_simple_uart X														
Q 🔀 🖨	Sources _ C × Depict Summary ×									o 2 🔀					
Project Manager		2	Projec	t Settin <u>c</u>	js										Edit 🛠
 Project Settings ☆ Add Sources ◇ Language Templates ↓ IP Catalog 			Project Project Product Project Top mo	name: location: family: part: dule name	my_s C:/Pr Kinte <u>xc7k:</u> :: <u>uart</u>	imple_uar ojects/Xili x-7 325tffq90 top	t nx/lab_: <u>0-2</u>	L/my_simple	e_uart						
▲ IP Integrator			Synth	esis					*	Implem	entati	on			*
Create Block Design Open Block Design Generate Block Design	Hierarchy Libraries Compile Order		Status Messag	: → ges: No e xc7	Not star errors or <325tffn	ted warnings 900-2				Status: Message Part:	25:	→ No e	Not star rrors or 325tffo	ted warnings 900-2	
▲ Simulation	& Sources Templates	-	Strate	y: <u>Viva</u>	ido Synti	nesis Defa	aults			Strategy	/:	Viva	do Imple	mentation De	efaults
6 Simulation Settings										Increme	ntal con	npile: Non	2		
🔍 Run Simulation															
A RTL Analysis			DRC V	olations					*	Timing					*
Open Elaborated Design			DR	C informat	tion is no	t availabl	e becaus	e it hasn't	been run	Timing i	nformat	tion is not a	available	because it h	asn't been run
 Synthesis 															
to Synthesis Settings			Utiliza	tion					*	Power					*
 Run Synthesis Open Synthesized Desig 			Utiliza	tion inform	nation is	not availa	able beca	ause it has	n't been run	Power i	nformat	ion is not a	available	because it h	asn't been run
▲ Implementation															
nplementation Settings	Design Runs														_ 0 & ×
Run Implementation	Name	Con	straints	WNS	TNS	WHS	THS	TPWS	Failed Routes	LUT	FF	BRAM	DSP	Start	Elapsed
Open Implemented Designation	🔀 ⊡·⇒ synth_1	cons	trs_1												
Program and Debug	impl_1	cons	trs_1												
6 Bitstream Settings															
🚷 Generate Bitstream															•
👂 💕 Open Hardware Manage	Tcl Console 💭 Messages 🔤 Lo	og 🗋	Reports	Des	sign Ru	15									

Figure 2: Project Default View Layout

Step 2: Preparing Design Constraints

The existing design includes timing constraints defined in an XDC file (uart_top.xdc). These constraints were defined for the UART design as a standalone design. However, when packaged as an IP, the design inherits some of the needed constraints from the parent design. In this case, you must modify the XDC file to separate constraints the IP requires when used in the context of a parent design, and the constraints the IP requires when used out-of-context (OOC) in a standalone capacity. This requires splitting the current XDC file.

You should prepare the design constraints prior to packaging the design for inclusion in the IP catalog; however, you can also perform these steps after packaging the IP.



IMPORTANT: A synthesized design checkpoint (DCP) is created as part of the default Outof-Context (OOC) design flow for IP packaging and use.

To ensure that the packaged IP functions properly in the default Out-of-Context (OOC) design flow, the IP packaging must include a standalone XDC file to define all external clocking information for the IP. Vivado





synthesis uses the standalone XDC file in the Out-of-Context synthesis run to constrain the IP to the recommended clock frequency.

When used in the context of a top-level design, the parent XDC file provides the clock constraints and the standalone OOC XDC file is not needed.

For more information on the Out-Of-Context (OOC) design flow, and the use of the DCP file, see the *Vivado Design Suite User Guide: Designing with IP* (UG896).



TIP: Depending on the function and use of the packaged IP, the design constraints may also have to be adjusted to ensure proper scoping. For more information, refer to Constraints Scoping in the Vivado Design Suite User Guide: Using Constraints (<u>UG903</u>).

Analyze the Current Constraints Files

1. Open the target XDC file (uart_top.xdc) listed under the Constraints folder in the Hierarchy pane of the Sources window.



Figure 3: File Contents of uart_top.xdc

There are two items to take note of in the XDC file, as seen in Figure 2, above.

create_clock constraints (Lines 1 and 2)

set_max_delay constraint relying on the clock object period value (line 18).

Note: The line numbers referenced in Figure 2 might differ from the line numbers in your XDC file because the constraints have been edited for easier viewing in this tutorial.





2. Examine all create_clock constraints prior to packaging the new IP definition.

If the created clock is internal to the IP (GT), or if the IP contains an input buffer (IBUF), the create_clock constraint should stay in the IP XDC file because it is needed to define local clocks. Clocks that are not internal, or local, to the IP should be moved from the IP XDC file to an OOC XDC file, because they are provided by the parent design.

For this example, you move the create_clock constraints on line 1 and 2 from the design XDC file to an OOC XDC file. When a user instantiates the IP you are packaging, from the IP catalog into a design, the IP inherits the clock definitions from the parent design.

The set_max_delay constraint is also noteworthy in that it has a dependency on the PERIOD property of defined clocks, (get_clocks -of_objects). This dependency is affected by the order of processing of the constraints of the IP and top-level design.

By default, when IP customizations are instantiated into a design, the Vivado IDE processes the XDC files of an IP before the XDC files of the top-level design. This is known as EARLY processing, and is defined by the PROCESSING_ORDER property on the XDC file.

The XDC files of the top-level design are marked for NORMAL processing by default. This means that the processing of XDC files for IP constraints happens before the top-level design constraints created by the user. However, in the case of the set_max_delay constraint, the dependency on the clock PERIOD will cause errors in processing the IP constraints early and defining the clock later. To resolve this issue, you will mark the XDC files of the UART IP for LATE processing.



TIP: Xilinx delivered IP with "_clock" appended to the XDC filename are all marked for LATE processing.

Create an Out-Of-Context (OOC) XDC file

- In the Flow Navigator, or from the File menu, select Add Sources, or select the Add Sources button. The Add Sources dialog box opens.
- 2. Select Add or Create Constraints, click Next.
- 3. In the Add or Create Constraints pane, click the Create File button.
- 4. In the Create Constraints File dialog box, fill in the constraints file information with the following, as shown in the figure below.
 - o File type: **XDC**
 - o File name: uart_top_ooc.xdc
 - o File location: <Local to Project>
- 5. Click OK.





🚴 Create Const	traints File	×						
Create a new constraints file and add it to your project								
File type, name	e and location	_						
File type:	XDC ·	r						
File name:	uart_top_ooc.xdc	3						
File location:	🙃 <local project="" to=""></local>	-						
	OK Canc	el						

Figure 4: Create Constraints File Dialog Box



TIP: For Xilinx delivered IPs, the Out-of-Context XDC file has "_ooc" appended to the filename. However, the USED_IN property of the file determines if it is an OOC XDC file, not the filename.

6. Click **Finish** to complete the Add Sources dialog box.

The new XDC file is created in the project and is displayed under the Constraints section in the Hierarchy pane of the Sources window.

You now move the create_clock constraints from the XDC file of the original design (uart_top.xdc) into the OOC XDC file (uart_top_ooc.xdc).

- 7. In the Sources window, open the new OOC XDC file (uart_top_ooc.xdc) by double-clicking the file. The file is empty.
- 8. Cut and paste the create_clock constraints, from lines 1 and 2 of the IP XDC file (uart_top.xdc) into the empty OOC XDC file.

The OOC XDC file should now contain only those two create_clock constraints.

Σ	Project Sun	nmary ×	📋 🕒 uart_	top.xdc	x 🖪 uart_t	op_ooc.xdc *	×
P	C:/Projects	s/my_simp	le_uart/my	_simple_u	art.srcs/constr	s_1/new/uart_top	_ooc.xdc
	1 create	clock	-period	5.000	[get_ports	rx_clk]	
Ľ.	2 create	clock	-period	6.000	[get_ports	tx_clk]	
CII.							
So							
Đ							
Ĩ.							
×							

Figure 5: OOC XDC

- 9. Select the **Save File** button, 🖺, to save the updated contents of the OOC XDC file.
- 10. Check to be sure that the create_clock commands are removed from the IP XDC file (uart_top.xdc), and save the file.

www.xilinx.com





As previously mentioned, the create_clock constraints are no longer needed because the clocks are defined by the parent design. The IP XDC file should now only contain the constraints as shown in the following figure. The OOC XDC file defines the clocks needed for standalone processing.

Σ	Project Summary 🗴 📴 uart_top.xdc 🗙 🖺 uart_top_ooc.xdc 🗙	C	2	×	
5	C:/Data/ug939-design-files/lab_3/my_simple_uart/my_simple_uart.srcs/constrs_1/imports/constrs/uart_top.xdc				
	1 set_multicycle_path -from [get_cells "uart_rx_i0/uart_rx_ctl_i0/*" \				*
63	2 -filter {IS_SEQUENTIAL}] -to [get_cells "uart_rx_i0/uart_rx_ctl_i0/*" \				
A	4 set multicycle path -from [get cells "wart rx i0/wart rx ctl i0/#" \				
6	5 -filter [IS SEQUENTIAL] -to [get cells "uart rx i0/uart rx ctl i0/*" \				
	6 -filter {IS_SEQUENTIAL}] -hold 107				
	7				
Ι×	8 set_multicycle_path -from [get_cells "uart_tx_i0/uart_tx_ctl_i0/*" \				
	9 -filter [IS_SEQUENTIAL]] -to [get_cells "uart_tx_10/uart_tx_ctl_10/*" \				
	11 set multicycle path -from [get cells "uart tx i0/uart tx ctl i0/*" \				
	12 -filter {IS_SEQUENTIAL}] -to [get_cells "uart_tx_i0/uart_tx_ctl_i0/*" \				
Æ	13 -filter {IS_SEQUENTIAL}] -hold 89				
5		-1 \			
6	15 set max_delay -irom [get_cells uart_rx_lu/meta_harden_rxd_lu/signal_meta_reg	11 \			
V	17 [get property PERIOD [get clocks -of objects [get ports rx clk]]]				
4					
4					
					-
	•			•	

Figure 6: Updated uart_top.xdc

11. Close the two open XDC files.

With the OOC and IP XDC files defined, you must set the USED_IN and PROCESSING_ORDER properties on the XDC files so that the Vivado Design Suite correctly processes the constraint files for the IP.

- 12. In the Hierarchy pane of the Sources window, select the OOC XDC file (uart_top_ooc.xdc) listed under the Constraints section.
- 13. Right-click the file, and select **Source File Properties** from the right-click menu.
- 14. From the Source File Properties window, scroll down and select the **USED_IN** property value to open the **Make Selection** dialog.
- 15. Select **out_of_context** in the unused values and select the **Move right** button, (a), to add the value to the USED_IN property.





A Make Selection	Colorted unbergy 2	x
converted_rtl hls hw_handoff ipsharedlogic opt_design_post phys_opt_design_post phys_opt_design_post	selected values: 3 ↓z synthesis implementation ↔ out_of_context ↔	(† (+) (+) (+) (+) (+) (+) (+) (+)
	OK Cancel	

Figure 7: Make Selection dialog

16. *Optional*: You can optionally adjust the USED_IN property in the Tcl console. To set the USED_IN property of the OOC XDC file to include the "out_of_context" using the following Tcl command:

```
set_property USED_IN {synthesis implementation out_of_context} \
[get_files uart_top_ooc.xdc]
```

When the USED_IN property includes the out_of_context setting, the XDC file is only used for synthesis or implementation in Out-of-Context runs (-mode out_of_context).



IMPORTANT: The USED_IN property for an OOC XDC file should be {synthesis implementation out_of_context}. If it is just out_of_context, it is not used during synthesis or implementation.

Setting the Processing Order for the IP XDC

- 1. In the Hierarchy pane of the Sources window, select the IP XDC file (uart_top.xdc) listed under the Constraints section.
- 2. Right-click the file, and select **Source File Properties** from the right-click menu.
- 3. From the Source File Properties window, scroll down and change the **PROCESSING_ORDER** property value to **LATE**, as shown in the figure below.





Source	e File Properties	_ 🗆 🖻 ×
(🔶 🔂 🌾	
🕒 ua	rt_top.xdc	
0	CLASS	file
2	FILE_TYPE	XDC 👻
	IMPORTED_FROM	C:/Projects/Xil
	IS_AVAILABLE	\checkmark
-2	IS_ENABLED	
	IS_GENERATED	
	IS_GLOBAL_INCLUDE	
?	LIBRARY	<pre>xil_defaultlib</pre>
	NAME	C:/Projects/Xil
	NEEDS_REFRESH	
	PATH_MODE	RelativeFirst 🔹
	PROCESSING_ORDER	NORMAL
	SCOPED_TO_CELLS	EARLY
	SCOPED_TO_REF	NORMAL
	USED_IN	LATE
	USED_IN_IMPLEMENTATION	
	USED_IN_SYNTHESIS	
Gen	eral Properties	

Figure 8: Source File Properties

The property value can also be changed in the Tcl Console with the following Tcl command:

set_property PROCESSING_ORDER LATE [get_files uart_top.xdc]

After completing the above steps, the XDC files are correctly prepared for packaging and the Out-Of-Context (OOC) design flow.

Step 3: Package the IP

After setting up the design and supporting constraint files, the next step is to create and package the new IP Definition, and add it to the IP Catalog.

1. From the Tools menu, select the **Create and Package IP** command to open the Create and Package IP Wizard.

The Welcome window opens for the Create And Package New IP dialog box.

2. Click Next.

The Choose Create Peripheral or Package IP dialog box opens, as shown in the following figure.





🚴 Create And Package New IP	— ×
Choose Create Peripheral or Package IP	
Please select one of the following tasks.	1
 Package your current project Use the project as the source for creating a new IP Definition. Note: All sources to be packaged must be located at or below the specified directory. Package a specified directory Choose a directory as the source for creating a new IP Definition. Create a new AXI4 peripheral Create a new AXI4 peripheral Create an AXI4 IP, driver, software test application, IPI AXI4 BFM simulation and debug demonstration design. 	
< <u>Back</u> <u>N</u> ext > Einish	Cancel

Figure 9: Choose Create Peripheral or Package IP Window

- 3. Select the **Package your current project** option to use the current project as the source for creating the new IP Definition.
- 4. Select Next.

The Package Your Current Project dialog box opens, as shown in the following figure.

🚴 Create and Package New IP 🛛 💌								
Package Your Current Project								
Select the directory where the IP Definition will be created and the associated options for packaging the current project.								
IP location: C:/Projects/Xilinx/lab_1/my_simple_uart/my_simple_uart.srcs								
Packaging IP in the project								
 Include .xci files 								
Include IP generated files								
< <u>B</u> ack <u>N</u> ext > <u>Finish</u> Cancel								

Figure 10: Package Current Project

www.xilinx.com





5. Click **Next** to accept the defaults.

The New IP Creation dialog box, as shown in the following figure, opens to summarize the information the wizard will automatically gather from the project.

🚴 Create And Package New IP						
	New IP Creation					
	The following pieces of information will be gathered:					
	 Identification information based on top module name 					
	 Family compatibility based on part in the project 					
	 File(s) from Synthesis and Simulation file sets 					
	 Ports from the file containing the top module 					
	 Parameters from the file containing the top module 					
	 Bus Interfaces based on port names 					
	 Address Spaces and Memory Maps based on inferred bus interfaces 					
	Note: The following files will be created on disk in the specified directory: component.xml and xgui directory containing IP Customization files.					
VIVADO.	Click Finish to continue					
	< Back Next > Finish Cancel					

Figure 11: Begin IP Creation

6. Click Finish.

After the wizard has been completed, the Vivado IDE initially packages the current project as an IP for inclusion in the IP repository, and the Package IP dialog box appears to report success.

7. Click **OK**.





The Package IP window opens and displays the basic IP package in a staging area for editing and repackaging, as seen in the following figure.

\Sigma Project Summary 🗙 🍣 Packa	ge IP - uart_top ×		
Packaging Steps «	Identification		
✓ Identification	Vendor:	xilinx.com	8
✓ Compatibility	Library:	user	8
✓ File Groups	Name:	uart_top	8
 Customization Parameters 	Version:	1.0	\otimes
() Ports and Interfaces	Display name:	uart_top_v1_0	\otimes
Addressing and Memory	Description:	uart_top_v1_0	8
 Customization GUI 	Vendor display name:		
Review and Package	Company url:		
	Categories:	/UserIP	
	Root directory:	c:/Projects/Xilinx/lab_1/my_simple_uart/my_simple_uart.srcs	
	Xml file name:	c:/Projects/Xilinx/lab_1/my_simple_uart/my_simple_uart.srcs/com	ponent.xml

Figure 12: Editing the Default IP Definition

Modify the IP Definition

The Package IP window shows the current IP identification information, including Vendor, Library, Name, and Version (VLNV) attributes of the newly packaged IP.

- 1. In the Package IP window, select the **Identification pane** in the left side panel, and fill in the right side with the following information:
 - o Vendor: my_company
 - o Name: my_simple_uart
 - o **Display name:** My Simple UART
 - o **Description:** My simple example UART interface
 - o Vendor display name: My Company
 - o Company url: http://www.my_company_name.com
- 2. For the **Categories** option, select the browse button, \square , to open the **Choose IP Categories** dialog box, as shown in following figure.

The Choose IP Categories dialog box lets you select various appropriate categories to help classify the new IP definition. When the IP definition is added to the IP Catalog, the IP is listed under the specified categories.





- 3. Select the **Serial Interfaces** box under **Communications & Networking** because the IP is a UART interface.
- 4. Click **OK**.

🚴 Choose IP Categories 🛛 💽
/Communication & Networking/Serial Interfaces 💿 🔤
AXI Infrastructure
Automotive & Industrial
Communication & Networking
Error Correction
Ethernet
Serial Interfaces
Wireless
Memories & Storage Elements
Video & Image Processing
OK Cancel

Figure 13: Choose IP Categories





Add Product Guide to the IP

1. On the left side of the Package IP window, select the **File Groups** item to display the File Groups panel on the right side.

The File Groups panel provides a listing of the files that to be packaged as part of the IP.

Σ Project Summary 🗙 👙 Packag	je IP - uart_top ×				
Packaging Steps 《	File Groups				
✓ Identification	Name	Library Name Type	Is Include	File Group Name	Model Name
✓ Compatibility	Generation Generation	xdc		xilinx veriloosynthesis	uart_top
✓ File Groups	Constrs_1/new/uart_top_ooc.xdc	xdc		xilinx_verilogsynthesis	
 Customization Parameters 	sources_1/imports/src/uart_tx_ctl.v we sources_1/imports/src/uart_rx_ctl.v	verilogSource verilogSource		xilinx_verilogsynthesis xilinx_verilogsynthesis	
() Ports and Interfaces	www.sources_1/imports/src/uart_baud_gen.v www.sources_1/imports/src/meta_harden.v	verilogSource verilogSource		xilinx_verilogsynthesis xilinx_verilogsynthesis	
Addressing and Memory	sources_1/imports/src/uart_tx.v sources_1/imports/src/uart_rx.v	verilogSource verilogSource		xilinx_verilogsynthesis xilinx_verilogsynthesis	
Customization GUI	sources_1/imports/src/uart_top.v ⊡	verilogSource		xilinx_verilogsynthesis	uart top
Review and Package	• • • • • • • • • • • • • • • • • • •	verilogSource verilogSource		xilinx_verilogbehavio xilinx_verilogbehavio	
	www.sources_1/imports/src/uart_baud_gen.v	verilogSource		xilinx_verilogbehavio	
		verilogSource	: E	xilinx_verilogbehavio	
	we sources_1/imports/src/uart_tx.v	verilogSource		xilinx_verilogbehavio	
	<pre>sources_1/imports/src/uart_top.v</pre>	verilogSource		xilinx_verilogbehavio	
	Advanced				
	in a your (1) in a ygui/uart_top_v1_0.td~	unknown		xilinx_xpgui	

Figure 14: File Groups

2. Open the Messages window, and review the IP Packager messages as seen in the figure below.

The IP Packager messages inform you of the state of the IP. The File Groups Wizard message indicates that the IP definition does not include any documentation.

The Customization Parameters Wizard informs you that specific parameters of the IP do not have range values.

As INFO messages, these are quick checks of the IP definition that do not prevent you from moving forward if you choose. However, in the next step you add the product guide to the IP definition.

The Ports and Interfaces wizard has two warnings related to the inferred single-bit clock interfaces inferred by the IP Packager for missing ASSOCIATED_BUSIF parameters. These parameters are required for AXI interfaces in IPI, but can be ignored for this exercise.







Figure 15: IP Packager Messages

3. In the Package IP window, right-click in the File Groups panel, and select Add File Group.

🚴 Add IP File Group	
Select a File Group	Type to add from the tables below.
Standard	dear selection
Examples	Files that make up an example. Typically contains a constraint (XDC), HDL, TTCL and/or XIT files. vivado will use these files to seed a new vivado example project and show this to the user for their exploration. The files will be available both for synthesis as well as simulation.
Product Guide	The IP documentation URL which previously consisted of separate readme, datasheet, user guide and other collateral disk files.
Readme	
Simulation	Simulation files to deliver. Use when you have a mix of VHDL and Verilog to simulate together. Typically exclusive of "VHDL Simulation" and "Verilog Simulation". The files may be the same as the files in the corresponding Synthesis file group (when the synthesis files can also be used for simulation) or may be completely different (when a behavioral simulation model files are to be used)
Synthesis	Synthesis files to deliver. Use when you have a mix of VHDL and Verilog to synthesize together. Typically exclusive of "VHDL Synthesis" and "Verilog Synthesis". Adding a constraint (XDC) file here will cause the contraint file to be applied to the IP's top during implementation.
Verilog Simulation	Simulation files to deliver. Use when you have a Verilog only representation to synthesize. May see both this file group and "VHDL Simulation" to allow the user the ability to have a language specific implementation of the IP. The files may be the same as the files in the corresponding Synthesis file group (when the synthesis files can also be used for simulation) or may be completely different (when a behavioral simulation model files are to be used)
Verilog Synthesis	Synthesis files to deliver. Use when you have a Verilog only representation to synthesize. May see both this file group and "VHDL Synthesis" to allow the user the ability to have a language specific implementation of the IP. Adding a constraint (XDC) file here will cause the contraint file to be applied to the IP's top during implementation.
	Simulation files to deliver. Use when you have a VHDL only representation to synthesize. May see both this file 💌

Figure 16: Add IP File Group - Product Guide

- 4. In the Add IP File Group dialog box, select **Product Guide** from the Standard File Groups section, as shown in the previous figure.
- 5. Click **OK**.

The IP File Groups pane now updates with the Product Guide group in the list. There is a 0 next to the Product Guide name as there are 0 files added to the newly created group.





Note: A critical warning opens when the Product Guide file group is added, noting that the file group is empty.

- 6. Right-click the **Product Guide** file group, and select **Add Files**.
- 7. In the opened Add IP Files (Product Guide) dialog box, click Add Files.
- Browse to <Extract_Dir>/lab_1/my_simple_uart/docs, and select All Files in the Files of type: entry line.
- 9. Select my_simple_uart_product_guide.pdf, and click **OK**.
- 10. In the Add IP Files (Product Guide) dialog box, ensure that **Copy sources into project** is selected.

The option ensures that the file is imported in the project sources directory to ensure the file is remotely referenced by the IP Packager.

0 P	dd IP Fil	es (Product Guide)			8
Sele	ect files to	add to file group.Product Guide			2
	Index	Name	Library	Location	
67	1	my_simple_uart_product_guide.pdf	N/A	C:/Projects/Xilinx/lab_1/my_simple_uart/docs	•
		Add Files	d Director	ies	
	Scan and	Add Files Ad	d Director	ies	
	Scan and Copy <u>s</u> ou	Add Files Ad add RTL include files into project rcces into project	d Director	ies <u>C</u> reate File	
	Scan and Copy <u>s</u> ou Add sourd	Add Files Ad add RTL include files into project irces into project ces from subdirectories	d Director	ies <u>C</u> reate File	
	Scan and Copy <u>s</u> ou Add so <u>u</u> re	<u>A</u> dd Files <u>Ad</u> add RTL include files into project rces into project ces from subdirectories	d Director	ies <u>C</u> reate File OK Can	cel

Figure 17: Add Product Guide

11. Click **OK**.

The PDF file of the Product Guide is added to the files defined as part of the IP, and the Critical Warning is resolved.





Review and Package the IP

The custom IP was initially packaged at the end of the Create and Package IP wizard, but since changes were made in the Package IP window, the custom IP will have to be repackaged for the changes to take effect.

1. On the left side of the Package IP window, select the **Review and Package** panel.

The Review and Package panel provides a summary of the IP being packaged, as shown in the following figure.



Figure 18: Review and Package IP

With default settings of the current project, Vivado will not generate an archive for this IP after packaging. This is reflected in the **After Packaging** section of the Review and Package panel of the Package IP window.

Make a note of the location of the IP repository in the After Packaging section. This will be needed to validate the custom IP in the next step.

- 2. In the Package IP window, **click Package IP**, to package the current project, add it to the IP Catalog.
- 3. After the packaging process completes, close the Vivado project.





Step 4: Validate the New IP

With the new custom IP definition packaged and added to the IP Catalog, you can validate that the IP works as expected when added to designs. To validate the IP, add a new customization of the UART IP to a project, and synthesize the design.

1. From the Vivado IDE Getting Started page, select **Manage IP** > **New IP Location** to create a new project.



Figure 19: New Manage IP Project



TIP: You can use either an RTL project or a Manage IP project to validate IP.

2. Click **Next** at the New IP Location dialog box that opens.

\lambda New IP Location		23		
Manage IP Settings				
Set options for creating and generating IP.				
Part:				
Target language:	Verilog	-		
Target simulator:	Vivado Simulator	•		
Simulator language: Mixed		•		
IP location: C:/Projects/Xilinx/lab_1		8		
< <u>B</u> ack	Next > Finish Ca	ancel		

Figure 20: Manage IP Settings





- 3. In the Manage IP Settings dialog box, set the following options as they appear in the previous figure.
 - Part: xc7k325tffg900-2
 - o Target language: Verilog
 - o Target Simulator: Vivado Simulator
 - o Simulator Language: Mixed
 - o IP Location: <Extract_Dir>/lab_1
- 4. Click **Finish** to create the Manage IP project.

A new Manage IP project opens in the Vivado IDE. The IP Catalog opens automatically in a Manage IP project; however, the IP Catalog does not contain the repository used to package the custom UART IP.

You now add the IP repository to the IP Catalog at this time.

5. In the IP Catalog window, right-click and select IP Settings.

The Tools > Project Settings > IP dialog box opens.

- 6. In the Repository Manager tab, click the **Add Repository** button to open the IP Repositories Dialog Box.
- 7. In the IP Repositories dialog box, **browse** to and **select** the following location:

<Extract_Dir>/lab_1/my_simple_uart/my_simple_uart.srcs

8. Click **Select** to add the selected repository.





\lambda Project Settings	
General Composition Simulation IP	IP Repository Manager Packager ① Add directories to the list of repositories. You may then add additional IP to a selected repository. If an IP is disabled then a tool-tip will alert you to the reason. IP Repositories c: /Projects/Xilinx/lab_1/my_simple_uart/my_simple_uart.srcs (Project) ▲dd Repository
	My Simple UART (my_company:user:uart_top:1.0) Add IP Refresh Repository
	OK Cancel Apply

Figure 21: Manage IP Repository

As seen in the previous figure, the added location displays in the **IP Repositories** section, and any packaged IP found in the repositories is displayed under the **IP in Selected Repository**. The **My Simple UART** IP definition, which you packaged in Step #3, is listed.

9. Press **OK** to add the IP repository to the IP Catalog and close the dialog box.

TIP: To define a custom IP repository for use across multiple design projects you can use the **Tools > Options** command in the Vivado IDE to set the Default IP Repository Search Paths under the General options. The default IP repository search path is stored in the vivado.ini file, and added to new projects using the IP_REPO_PATHS property for the current_fileset:

set_property IP_REPO_PATHS {...} [current_fileset]

See the Vivado Properties Reference Guide (UG912) for more information.





10. In the search field at the top of the **IP Catalog**, type **UART**.

The My Simple UART is reported under the UserIP and Serial Interfaces categories that it was previously assigned to during packaging.

JIP Catalog X □ 2 ×						
Ě	Search: Q- UART	(4 matches)				
	Name	AXI4	Status	License	VLNV	
	🖃 🗁 User Repository (c:/Projects/Xilinx/lab_1/my	_simple_uart/my_simple_uar	rt.srcs)			
	🖻 🗁 Communication & Networking					
-	🖻 🗁 Serial Interfaces					
8	- UART		Production	Included	my_compan	
-	🖻 🗁 UserIP					
1	🛄 📴 My Simple UART		Production	Included	my_compan	
8	🖻 🗁 Vivado Repository					
	🖻 🗁 Embedded Processing					
5	🗏 📄 🗁 AXI Peripheral					
O,	🖃 🗁 Low Speed Peripheral					
63	📑 AXI UART 16550	AXI4	Production	Included	xilinx.com:ip	
7103	AXI Uartlite	AXI4	Production	Included	xilinx.com:ip	
虗						

Figure 22: Search IP Catalog for UART

11. Select the **My Simple UART** by clicking it under either the UserIP or Serial Interfaces category.

Examine the Details pane of the IP Catalog window, as shown in the following figure. Notice the details match the information provided when you packaged the IP.

Details	
Name:	My Simple UART
Version:	1.0 (Rev. 2)
Description:	My simple example UART interface
Status:	Production
License:	Included
Vendor:	My Company
VLNV:	my_company:user:my_simple_uart:1.0
Repository:	c:/Projects/Xilinx/lab_1/my_simple_uart/my_simple_uart.srcs

Figure 23: My Simple UART - Details





12. Double click **My Simple UART** in the IP Catalog to open the Customize IP dialog box, as shown in the following figure.

F Customize IP	X
My Simple UART (1.0)	
🖗 Documentation 📄 IP Location 🇔 Switch to Defa	ults
Show disabled ports -rx_clk frm_err -rx_j rx_data[7:0] -rx_rst rx_isync -tx_clk rx_rdy -tx_rst tx_o -tx_rst tx_o -tx_data[7:0]	Component Name my_simple_uart_0
۲	OK Cancel

Figure 24: Customize IP – My Simple UART

- 13. Optionally: In the Customize IP dialog box, click Documentation and open the Product Guide.
- 14. Click **OK**, accepting the default Component Name and other options.

The customized IP is added to the current project, and is shown in the IP Sources window. In addition, the Generate Output Products dialog box opens, as shown in the following figure.





A Generate Output Products
The following output products will be generated.
Preview
 my_simple_uart_0.xci Instantiation Template Synthesized Checkpoint (.dcp) Behavioral Simulation
Out-of-Context Settings
<u>G</u> enerate Skip

Figure 25: Generate Output Products

15. Click Generate.

This generates the various files required for this IP in the current Manage IP project, and launches an Out-of-Context synthesis run for the IP to create a DCP.

Recall this OOC synthesis run uses the OOC XDC file that defines the needed clocks for the standalone IP.

The Generate Output Products dialog reappears to report the output products were generated successfully.

16. Click **OK**.





- 17. Examine the IP Sources window and the various design and simulation source files that are added to the project.
- 18. In the Design Runs window, shown in the following figure, verify that the Out-Of-Context synthesis run was successful.



Figure 26: Validate IP in Managed IP Project

Conclusion

In this Lab, you did the following:

Used the Create and Package IP Wizard to create a custom IP definition for the tutorial project, my_simple_uart.

Setup the XDC files to support the processing order requirements as well as Out-Of-Context synthesis.

Validated the packaged IP by creating a Managed IP project, and then adding the new IP repository to the IP Catalog.

Created a customization of the IP, and generated a DCP of the IP to validate that the IP definition was complete and included all the necessary files to support using the IP in other designs.

www.xilinx.com





Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos.

© Copyright 2014 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Zynq, UltraScale, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

