## Designer's™ Data Sheet

## TMOS E-FET™

## **Power Field Effect Transistor**

## N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS E-FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.





TMOS POWER FET
15 AMPERES
RDS(on) = 0.12 OHM
60 VOLTS

MTP15N06E

Motorola Preferred Device

- Avalanche Energy Specified
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- . Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature





#### MAXIMUM RATINGS (TC = 25°C unless otherwise noted)

| Rating  |  | Value          | Unit          |
|---|--|----------------|---------------|
| Drain-to-Source Voltage   | V <sub>DSS</sub>                       | 60             | Vdc           |
| Drain-to-Gate Voltage (R <sub>GS</sub> = 1.0 M $\Omega$ )   | VDGR                                   | 60             | Vdc           |
| Gate-to-Source Voltage — Continuous   | VGS                                    | ±20            | Vdc           |
| Drain Current — Continuous<br>— Continuous @ 100°C<br>— Pulsed (tp ≤ 10 μs)   | ID<br>MOI                              | 15<br>10<br>40 | Adc<br>Apk    |
| Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C   | PD                                     | 75<br>0.5      | Watts<br>W/°C |
| Operating and Storage Temperature Range   | TJ, Tstg                               | -55 to 175     | °C            |
| Single Pulse Drain–to–Source Avalanche Energy — Starting $T_J = 25^{\circ}C$ ( $V_{DD} = 25$ Vdc, $V_{GS} = 10$ Vpk, $I_L = 15$ Apk, $L = 0.98$ mH, $R_G = 25$ $\Omega$ ) | EAS                                    | 110            | mJ            |
| Thermal Resistance — Junction to Case — Junction to Ambient   | R <sub>0</sub> JC<br>R <sub>0</sub> JA | 2.0<br>62.5    | °C/W          |
| Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds  | TL                                     | 260            | °C            |

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

REV 2

### MTP15N06E

## **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}\text{C}$ unless otherwise noted)

| Characteristic   |  | Symbol              | Min      | Тур            | Max         | Unit         |
|--|--|---------------------|----------|----------------|-------------|--------------|
| OFF CHARACTERISTICS  |  |                     |          |                |             |              |
| Drain-to-Source Breakdown Voltage<br>(VGS = 0, Ip = 250 μAdc)<br>Temperature Coefficient (Positive)                                      |  | V(BR)DSS            | 60<br>—  | <u>_</u><br>64 | _           | Vdc<br>mV/°C |
| Zero Gate Voltage Drain Current (VDS = 60 Vdc, VGS = 0 Vdc) (VDS = 60 Vdc, VGS = 0 Vdc, TJ = 150°C)                                      |  | IDSS                | =        | =              | 10<br>100   | μAdc         |
| Gate-Body Leakage Current (VGS = ±20 Vdc, VDS = 0)   |  | lgss                | _        | _              | 100         | nAdc         |
| ON CHARACTERISTICS (1)   |  |                     | ·        | ·              |             | •            |
| Gate Threshold Voltage (VDS = VGS, ID = 250 μAdc) Threshold Temperature Coefficient (Negative)   |  | VGS(th)             | 2.0<br>— | <br>6.0        | 4.0         | Vdc<br>mV/°C |
| Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 7.5 Adc)  |  | RDS(on)             | _        | 0.1            | 0.12        | Ohm          |
| Drain-to-Source On-Voltage (V <sub>GS</sub> = 10 Vdc)<br>(I <sub>D</sub> = 15 Adc)<br>(I <sub>D</sub> = 7.5 Adc, T <sub>J</sub> = 150°C) |  | V <sub>DS(on)</sub> | _        | =              | 2.16<br>1.8 | Vdc          |
| Forward Transconductance (V <sub>DS</sub> ≥ 8.0 Vdc, I <sub>D</sub> = 7.5 Adc)   |  | g <sub>FS</sub>     | 4.0      | -              |             | mhos         |
| DYNAMIC CHARACTERISTICS  |  |                     |          |                |             |              |
| Input Capacitance  |  | C <sub>iss</sub>    | _        | 500            | 800         | pF           |
| Output Capacitance   | (V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0,<br>f = 1.0 MHz)  | Coss                | _        | 240            | 350         |              |
| Transfer Capacitance   |  | C <sub>rss</sub>    | _        | 60             | 150         |              |
| SWITCHING CHARACTERISTICS  | (2)  |                     |          |                |             | <u> </u>     |
| Turn-On Delay Time   | (V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 15 Adc,<br>V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.0 Ω)                 | <sup>t</sup> d(on)  | _        | 8.0            | 16          | ns           |
| Rise Time  |  | tr                  | _        | 70             | 140         |              |
| Turn-Off Delay Time  |  | <sup>t</sup> d(off) | _        | 16             | 35          |              |
| Fall Time  |  | t <sub>f</sub>      | _        | 40             | 80          |              |
| Gate Charge  | (V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 15 Adc,<br>V <sub>GS</sub> = 10 Vdc)   | QT                  |          | 15             | 35          | nC           |
|  |  | Q <sub>1</sub>      | 1        | 4.0            |             |              |
|  |  | Q <sub>2</sub>      |          | 7.0            | _           |              |
|  |  | Q <sub>3</sub>      | -        | 6.0            |             |              |
| SOURCE-DRAIN DIODE CHARAC  | TERISTICS  |                     |          |                |             |              |
| Forward On-Voltage   | (I <sub>S</sub> = 15 Adc, V <sub>GS</sub> = 0)<br>(I <sub>S</sub> = 15 Adc, V <sub>GS</sub> = 0, T <sub>J</sub> = 150°C) | V <sub>SD</sub>     | _        | 1.1<br>0.97    | 1.6         | Vdc          |
| Reverse Recovery Time  | (I <sub>S</sub> = 15 Adc, dI <sub>S</sub> /dt = 100 A/μs)  | t <sub>rr</sub>     |          | 70             | _           | ns           |
| NTERNAL PACKAGE INDUCTAN   | CE   |                     |          |                |             | L            |
| Internal Drain Inductance<br>(Measured fromthe drain lead 0.25" from package to center of die)   |  | LD                  | _        | 4.5            |             | nH           |
| Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)   |  | LS                  | _        | 7.5            | _           | nΗ           |
|  |  |                     |          |                |             |              |

Pulse Test: Pulse Width ≤ 300 μs max, Duty Cycle = 2.0%.
 Switching characteristics are independent of operating junction temperature.

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current




Figure 4. On-Resistance Variation With Temperature




Figure 5. Gate Charge Test Circuit




Figure 6. Gate-to-Source and Drain-to-Source Voltage versus Total Charge

# 8

### SAFE OPERATING AREA INFORMATION

#### FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 175°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

#### **SWITCHING SAFE OPERATING AREA**

The switching safe operating area (SOA) of Figure 9 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, BVDSS. The switching SOA shown in Figure 9 is applicable for both turnon and turn-off of the devices for switching times less than one microsecond.




Figure 8. Maximum Rated Forward Biased Safe Operating Area

The power averaged over a complete switching cycle must be less than:




Figure 7. Resistive Switching Time Variation versus Gate Resistance




Figure 9. Maximum Rated Switching Safe Operating Area




Figure 10. Thermal Response

## **COMMUTATING SAFE OPERATING AREA (CSOA)**

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source—drain current versus re—applied drain voltage when the source—drain diode has undergone forward bias. The curve shows the limitations of IFM and peak VDS for a given rate of change of source current. It is applicable when wave-forms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so dls/dt is specified with a maximum value. Higher values of dls/dt require an appropriate derating of IFM, peak VDs or both. Ultimately dls/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during  $t_{\rm FT}$  as the diode goes from conduction to reverse blocking.

VDS(pk) is the peak drain-to-source voltage that the device must sustain during commutation; IFM is the maximum forward source-drain diode current just prior to the onset of commutation.

 $V_R$  is specified at rated  $V_{(BR)DSS}$  to ensure that the CSOA stress is maximized as IS decays from IRM to zero.

RGS should be minimized during commutation. T<sub>J</sub> has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dVpg/dt in excess of 10 V/ns was attained with dlg/dt of 400 A/µs.




Figure 12. Commutating Safe Operating Area (CSOA)




Figure 11. Commutating Waveforms





Figure 13. Commutating Safe Operating Area
Test Circuit



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 14. Capacitance Variation




Figure 16. Unclamped Inductive Switching Test Circuit




Figure 15. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 17. Unclamped Inductive Switching Waveforms